line 14, after "value" insert --;--; line 15, after "register" insert --;--; line 16, after "value" insert --;--; after "register" insert --; and--; line 17, line 18, after "accumulator" insert --.-; delete "a"; change "speed" to line 23, --speeds--; after "than" insert --,--; after "instance" insert --,--; change "a" to --from--; after line 24, "times" insert --improvement--; change "faster" to --in--; after line 25, "processing" insert --speed--; line 32, before "annex" insert --an--; and line 33, after "field" insert --,--.

## IN THE DRAWING

Please amend the drawing as indicated in red on the enclosed copy of Figure 1 submitted herewith.

## IN THE CLAIMS:

## Please amend the claims as follows:

- (Amended) A circuit for processing integer data[,] for graphic image processing applications, comprising:
- [-] a multiplier unit having a pipeline for multiplying integer data words[,] of 8 bits or multiples thereof, [in which unit a] the pipeline [forms part and the word length of which is being adjustable [for the multiplication to be performed in accordance with the multiple of 8 bits for multiplying to the length of the integer data words to be multiplied;
- an arithmetic logic unit (ALU) for performing arithmetic operations on integer data words of 8 bits or multiples thereof, the word length of [which is] the ALU being adjustable in accordance with the multiple of 8 bits [for processing | constituting the integer and data words;

- [-] a register unit provided with at least two registers for storage [therein for some time] of the integer data words [of a multiple of 8 bits] on which one of the operation [and/or] and pipeline multiplication has to be performed; and
- [-] a bus structure for effecting the transport of integer data words from and to the multiplier unit, the arithmetic logic unit and the register unit [which comprises a number], the bus structure having a plurality of separate buses each having a separate register connected thereto for transmitting and receiving the integer data words [and which effects the transport of integer data words from and to the multiplier unit, the arithmetic logic unit and the register unit].
- 2. (Amended) [A] <u>The</u> circuit according to claim 1, wherein the pipeline is a five-step pipeline.
- 3. (Twice Amended) [A] <u>The</u> circuit according to claim 1, wherein the integer data comprises <u>one of 32 bit words</u>, [or] 16 bit words, and 8 bit words.
- 4. (Amended) A multiplier unit [with] having a pipeline[, the] and a variable length accumulator, the multiplier having a word length [of] which is adjustable [for] and the multiplication [to be] is performed in accordance with the length of [the] integer data words [for] being [multiplying, of] multiplied, the length of the integer data words being 8 bits or a multiple thereof.

plurality of partitioned arithmetic logic units therein, the word length of the arithmetic logic unit being [which is] adjustable in accordance with the length of the integer data words [for processing of] being processed, the length of the integer data words being 8 bits [words] or multiples thereof.

Sind

5

· 15

20

6. (Amended) A shift register unit <a href="https://having.control.ogic.capable.ogi

Claim 7, line 1 change "A" to --The--.

8. (Twice Amended) The circuit as claimed in claim 1, <u>further comprising an instruction register</u>, wherein the bus structure is provided with a [number] <u>plurality</u> of registers [or other connections] and wherein [these connections are programmable from an instruction register] <u>the transport of the integer data words from and to the multiplier unit, the arithmetic logic unit and the register unit is programmable from the instruction register.</u>

Claim 10, line 1, change "A" to --The--.

Claim 11, line 1, change "A" to --The--.

12. (Amended) The circuit as claimed in claim 2, further comprising an instruction register, wherein the bus structure is provided with a [number] plurality of registers [or other connections] and wherein [these connections are programmable from an instruction register] the transport of the integer data words from and to the multiplier unit, the arithmetic logic unit and the register unit is programmable from the instruction register.

13. (Amended) <u>The</u> circuit as claimed in claim 3, <u>further comprising an instruction register</u>, wherein the bus structure is provided with a [number] <u>plurality</u> of registers [or other connections] and wherein [these connections are programmable from an instruction register] <u>the transport of the</u>

5 X

5

integer data words from and to the multiplier unit, the arithmetic logic unit and the register unit is programmable from the instruction register.

55

5

14. (Amended) The circuit as claimed in claim 7, further comprising an instruction register, wherein the bus structure is provided with a [number] plurality of registers [or other connections] and wherein [these connections are programmable from an instruction register] the transport of the integer data words from and to the multiplier unit, the arithmetic logic unit and the register unit is programmable from the instruction register.

## Please add the following new claims:

15. A circuit for processing digital data words, comprising:

Sub 23/2

a multiplier unit for multiplying the digital data words, the multiplier unit having a pipeline in which the word length is adjustable to match the length of the digital data words, the digital data having a length which varies incrementally;

an arithmetic logic unit (ALU) capable of performing arithmetic operations on the digital data words, the ALU being adjustable to match the length of the digital data words;

a register unit having at least two registers for storage of the digital data words; and

a bus structure for transporting the digital data words from and to the multiplier unit, the arithmetic logic unit and the register unit, the bus structure having a plurality of separate buses each having a register connected thereto for transmitting and receiving the digital data words.

- 16. The circuit according to claim 15, wherein the pipeline is a five-step pipeline.
- 17. The circuit according to claim 15, wherein the multiplier unit further comprises a Wallace tree.

X 10